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Simple and low cost processes, such as solution processing and spin casting, are the major advantages of soluble conjugated polymers. [1] [2] [3] Recently, plastic lamination has become another approach to form high quality polymer lightemitting diodes ͑PLED͒ 4, 5 and photovoltaic cells. 6, 7 Plastic lamination enables the anode part and cathode part of a device to be fabricated separately and then combined ͑or ''glued''͒ together. 4 -7 This process is of great benefit to the selection of the most suitable materials to fulfill the device requirements without the worrisome processing compatibility. A continuous, low cost, and large-area fabrication of polymer devices can be realized by the combination of sequential roll to roll 8 or bar coating 9 of organic thin films with plastic lamination technology.
In our previous study on the fabrication of laminated PLEDs, a unique approach had been demonstrated for laminating two separated parts ͑anode and cathode parts͒ to form a complete device at a low temperature. 5 This approach depends on a unique template activated surface ͑TAS͒ process to create a high surface area interface. This interface allows a low-temperature lamination process and subsequently avoids the thermal degradation of polymer ͑which often happens in the traditional method͒. TAS is basically a surface activated process through a simple lift off of a polymer film from an appropriate substrate ͑template͒. Due to the interface property, this polymer film can later be laminated with another polymer film at a low temperature. The detailed description of TAS for the fabrication of the red and blue PLEDs can be found in Ref. 5 . It is believed that the space between these two parts should be fairly small if any, since the device can be turned on at nearly the same voltage as regular devices. However, from the current-voltage curves of PLEDs, 5 the bulk resistance of laminated PLED is still quite large which leads us to believe that there is still some physical ''gap'' between these two laminated parts ͑anode and cathode parts͒. 5, 6 In brief, the detailed correlations between the device performance and the laminated interface have not been well investigated yet. In this letter, we study the laminated interface through atomic force microscopy ͑AFM͒ and impendence analysis.
The device configuration in this letter contains two individual components, the anode part and the cathode part. The anode part consists of a 300 Å layer of N,NЈ-diphenyl-N,NЈ-bis(l-naphthyl)-1-1Јbiphenyl-4,4Љdiamine ͑␣-NPD͒ as the hole transporting material, which was thermally evaporated under a vacuum on a prepatterned ITO/PEDOT surface. ͑ITO is the abbreviation of indium tin oxide, and PEDOT is the abbreviation of 3,4-polyethylenedioxythiophenepolystyrenesulfonate.͒ For the cathode part, the polymer film poly͓9,9-bis͑octyl͒-fluorene-2,7-diyl͔ ͑BOc-PF͒ ͑700 Å͒ with deposited metal electrodes ͑LiF/Al, 5 Å of LiF and 1500 Å of Al were sequentially evaporated under a vacuum of Ͻ10 Ϫ6 torr͒ was lifted off by a Scotch tape from a substrate ͑the template͒. Then, the anode and cathode components were laminated ͑by applying a small pressure͒ at 60°C, which is a much lower temperature than that of the thermal processing for typical polymers.
In order to compare the performance of the devices fabricated with different laminated interface, glass and ITO/ glass substrate were selected as the templates for the TAS process. This is because the surface topography of the glass is relatively smooth than that of the ITO/glass substrate. After the lift-off process, the contacting interface of the polymer film reflects the topography of the template. This is evident by the AFM pictures shown in Fig. 1 . Figure 1͑a͒ and 1͑b͒ are the AFM images of BOc-PF films ͑cathode parts͒ lifted off from the glass and ITO/glass, respectively. In Fig.  1͑b͒ , plenty of tiny spikes were observed, which corresponds to the negative of the ''mirror image'' of the ITO surface. The room-mean-square roughness is 24.5 Å for the films using ITO/glass as the template, much larger than that of glass template, 4.40 Å. We attribute this phenomena to the nanoscale polymer molding effect. There is, however, a concern about the high surface area interface damaged by this low-temperature lamination process. To verify this issue, we have to peel off a finished device and examine the cathode and anode parts, respectively. Figure 1͑c͒ shows the AFM image obtained from the cathode part peel off from a bilyaer BOc-PF/NPD device. There are many spikes existing in this a͒ Author to whom correspondence should be addressed; electronic mail: yangy@ucla.edu APPLIED PHYSICS LETTERS VOLUME 80, NUMBER 21 27 MAY 2002 cathode part, which indicates that the laminating process did not damage the high surface contact area. Indeed, it is possible the high surface area interface was ''fused'' into the anode part and created a true high surface area contact. The root-mean-square roughness of the peel-off cathode part is about 32.7 Å, even higher than that of BOc-PF film lifted off from ITO/glass substrate as shown in Fig. 1͑b͒ . It is likely that a small amount of ␣-NPD on the anode part had been transferred onto the surface of BOc-PF film during the peeling off process; and it is identified by AFM analysis. ͑Not shown here.͒ Current-luminance-voltage (I -L -V) curves of the laminated devices by using the cathode parts lifted off from glass and ITO/glass substrate, respectively, are presented in Fig. 2 . These devices show the distinct I -L -V characteristics, although they use the same materials and device structure. For the device turn-on voltage, it is 5.1 V for the device with high surface area interface ͑lifted off from ITO/glass substrate͒ and 5.7 V for flat interface ͑lifted off from the glass substrate͒. This difference indicates the turn-on voltage, which is the voltage for the minority carrier injection, is sensitive to interface quality. As been observed by AFM, the BOc-PF film lifted off from ITO/glass substrate shows a higher surface area. After being laminated with the anode part to form a complete device, the junction between the anode and cathode parts is obviously improved. Therefore, more injected charge carriers can cross over the laminated interface, and then recombine with opposite carriers and, subsequently, emit light. 10 The improved interface also produce higher device quantum efficiency, the efficiency is 0.41 cd/A for device with high surface area interface and 0.30 cd/A for the other. In addition, the device with a high surface area interface also has a higher injection current ͑or lower bulk resistance͒ than the device with flat interface. These are interesting observations since the thickness of the two different devices are identical, we can only attribute the differences of the turn-on voltage, bulk resistance, and the capacitance to the difference of the laminated interferences. The capacitance and resistance are further characterized by impendence measurement described next.
ac impedance spectroscopy is a good characterization technique for the interfacial properties of electrical devices.
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In this letter, we apply the impedance spectroscopy to further characterize the laminated interface. The measurement was taken at room temperature by a HP 4284A Precision LCR meter in the frequency range from 20 Hz to 1 MHz, and an ac drive voltage of 13 mV. For applying the constant bias, it was based on using ITO as the positive electrode. The complex ac impedance, Z, will be represented as ZϭZЈϪ jZЉ, where ZЈ is the real part and ZЉ is the imaginary part of resistance. Figure 3 shows the ZЉ versus ZЈ plots of ac impedance of the laminated devices biased at the constant voltage of 0 V, 2.0 V, 5.0 V, 6.0 V, and 7.0 V, respectively. When the applied voltage is lower than 2.0 V, which is below the turn-on voltage of both devices, these plots are several straight lines and almost perpendicular to ZЈ axis. These observations are the behaviors of pure capacitors in the measurement of ac impendence. However, as the applied voltage is higher than the turn-on voltage of devices, ZЉ versus ZЈ plots are ideal semicircles. These represent the behaviors of light-emitting diodes and are similar to that of a typical PLED. [12] [13] [14] Besides, the ideal semicircles imply that there is no other observable depletion layer within the laminated devices. 15 The electrical contact between the laminated BOc-PF and ␣-NPD layers is supposed to be ohmic. Therefore, the laminated device can be presented as a simulated equivalent circuit in the inset of Fig. 3 , which is well accepted for a PLED, with a parallel combination of the bulk resistance (R b ) and capacitance (C b ) of the whole device and a series combination with resistance from electrodes (R 0 ). R b and C b can be estimated from the following calculation.
According to the simulated equivalent circuit, the real and imaginary components of the impedance can be calcu-
2 )͔, respectively. 12 When the angular frequency, ϭ2 f , is high such that R b C b ӷ1, then ZЉ can be simplified as ZЉϭ1/C b ϭ1/(2 f C b ) and thus log ZЉϭ Ϫlog 2C b Ϫlog f . In Fig. 4 , the plots of log ZЉ vs log f for both devices show the straight-line behavior with a slope of Ϫ1 at higher frequency. Therefore, C b can be deduced from the plots of log ZЉ vs log f and is ϳ3.8 nF for both the laminated devices with BOc-PF layers peeling off from glass and ITO/glass substrates, respectively. The capacitance of a device can also be presented as Cϭ 0 A/d, 14 where is the dielectric constant of the material, 0 is the vacuum permittivity, A is the device area, and d is the thickness of the device. Since C b is the same for both devices, the device area and the thickness are all identical no matter the differences in the laminated interface.
For the calculation of R b , deduced from ZЈ and ZЉ, the radius of the semicircle in ZЉ versus ZЈ plot is equal to R b /2. In Fig. 3 , the bulk resistance biased at 6 V is ϳ240 k⍀ for the device with the flat interface ͑cathode part lifted off from glass substrate͒; and it is only 70 k⍀ for the device with high surface interface ͑the cathode part lifted off from ITO/glass substrate͒. It had been proven by the aforementioned analysis of capacitance that the usage of materials, the device area, and thickness are identical. Therefore, the decrease in the resistance of devices is due to the better junction formation at the interface. Our result shows the bulk resistance is smaller for the device with the cathode part lifted off from ITO/glass substrate, which is consistent to the observations in AFM and I -L -V measurement.
In conclusion, the interfacial properties of laminated PLEDs had been studied in this letter. Our results indicate the correlation between the device performance and the interface quality, which further strengthens the importance of the TAS process. It should be noticed that activation of polymer surface is based on the nanoscale polymer molding effect. The surface properties of the polymer films enable the lamination of anode and cathode parts to form a complete device with excellent interfacial ͑junction͒ formation. In addition to PLEDs, the TAS process is anticipated to play a role to enhance other polymer laminated devices. 
